Unary and Binary Operations: The details of unary operations includes: The single operand serves as both source as well as destination. It can either be a register or a memory location. The instruction “incq” causes 8 byte element on stack top to be incremented. The instruction “decq” causes 8 byte element on stack top to be decremented. The details of binary operations includes: The first operand denotes the source. The second operand serves as both source as well as destination. The first operands can whichever be an immediate value, memory location or register. The second operands can whichever be a register or a memory location. Example: The example for a “subq” instruction is shown below: subq %rax, %rdx Here, “%rax” and “%rdx” denotes registers. The given code decrements register “%rdx” by value in “%rax”.

Question

Want to see the full answer?

Answer 1

Question

Chapter 3.5, Problem 3.8PP

Program Plan Intro

Unary and Binary Operations:

The details of unary operations includes:

The single operand serves as both source as well as destination.

It can either be a register or a memory location.

The instruction “incq” causes 8 byte element on stack top to be incremented.

The instruction “decq” causes 8 byte element on stack top to be decremented.

The details of binary operations includes:

The first operand denotes the source.

The second operand serves as both source as well as destination.

The first operands can whichever be an immediate value, memory location or register.

The second operands can whichever be a register or a memory location.

Example:

The example for a “subq” instruction is shown below:

subq %rax, %rdx

Here, “%rax” and “%rdx” denotes registers. The given code decrements register “%rdx” by value in “%rax”.

Expert Solution & Answer

Want to see the full answer?

Check out a sample textbook solution

See solution

Students have asked these similar questions

[1] ( Show your work. Show hoe you compute memory address by using the effective memory address computation. Assume the following values are stored at the indicated memory addresses and registers: Address Value 0x100 OxFF 0x104 OxAB 0x108 0x13 0x10c 0x11 Register %rax %rcx %rdx $0x108 (%rax) 4(%rax) 9(%rax, %rdx) 260(%rcx,%rdx) OxFC (,%rcx, 4) (%rax, %rdx, 4) Value 0x100 0x1 0x3 Fill in the following table showing the values for the indicated operands: Operand Value %rax 0x104

Q4) A- Write an assembly program to move (N) memory contents located at starting address with offset (AFOH) to the new location address starting at offset (500h). B- Show (for both 1 and 2) the content of CL register, OF, SF, ZF, and CF after execution the following sequence of instruction: 1-MOV AL , 85 2- MOV AL, - 52 MOV CL, 70 MOV CL,-9 ADD CL, AL ADD CL, AL Is the result correct, why?

Problem 1.8 The following code segment, consisting of six instructions, needs to be executed 64 times for the evaluation of vector arithmetic expression: D(I) = A(I) + B(I) xC(I) for 0 ≤ I ≤ 63. Load R1, B(I) /R1 - Memory (a + I)/ Load R2, C(I) Multiply R1, R2 Load R3, A(I) Add R3, R1 Store D(I), R3 t /R2 Memory (8 + 1)/ /R1 - (R1) × (R2)/ /R3 - Memory (7 + I)/ - /R3 (R3) + (R1)/ /Memory (0 + I) ← (R3)/ where R1, R2, and R3 are CPU registers, (R1) is the content of R1, a, ß,7, and are the starting memory addresses of arrays B(1), C(I), A(I), and D(I), respectively. Assume four clock cycles for each Load or Store, two cycles for the Add, and eight cycles for the Multiply on either a uniprocessor or a single PE in an SIMD machine. (a) Calculate the total ber of CPU cycles needed to execute the above code seg- ment repeatedly 64 times on an SISD uniprocessor computer sequentially, ignoring all other time delays. (b) Consider the use of an SIMD computer with 64 PEs to execute the above…